

Fig. 2




Fig. 3








Fig. 4













Fig. 7a







Fig. 7d






Fig. 8

## PD-SOI NMOS




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18
Shematic of a sensor array

